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Introduction
We consider the weighted satisfiability problems on monotone and antimonotone normalized circuits of depth at most t ≥ 2. In the antimonotone weighted satisfiability problem on normalized circuits of depth at most t ≥ 2, abbreviated wsat − [t], we are given a circuit C of depth t in the normalized form [12, 13] (i.e., the output gate is an and-gate, and the gates alternate between and-gates and or-gates) whose input literals are all negative, and an integer parameter k ≥ 0, and we need to decide if C has a satisfying assignment of weight k. In the monotone weighted satisfiability on normalized circuits of depth at most t ≥ 2, abbreviated wsat + [t], we are given a circuit C of depth t in the normalized form whose input literals are positive, and an integer parameter k ≥ 0, and we need to decide if C has a satisfying assignment of weight k. Our goal in this paper is to characterize the parameterized complexity of wsat − [t] and wsat + [t] (t ≥ 2) with respect to the genus of circuit. We define the genus of the circuit to be the genus of the underlying undirected graph after the output gate is removed. This definition of the genus of the circuit is more general than the natural definition in which the genus is defined to be that of the whole circuit (output gate included) because an upper bound on the genus of the whole circuit implies the same upper bound on the genus of the circuit with the output gate removed. More specifically, all the results derived in the current paper, including the W -hardness results, hold true when the genus is defined to be that of the whole circuit. We mention that it is known that the weighted circuit satisfiability problem on planar circuits with the output gate included of depth at most t is solvable in polynomial time [6] . On the other hand, it can be shown via straightforward polynomial-time reductions from the N P-hard problems planar vertex cover and planar independent set, that wsat − [t] and wsat + [t] (t ≥ 2) are N P-complete on planar circuits (and hence on circuits of any genus) with the output gate removed. We also note that weighted circuit satisfiability on planar circuits with unbounded depth is known to be W [P ]-complete [1] .
The problems under consideration are of prime interest both theoretically and practically. From the theoretical perspective, they naturally represent the weighted satisfiability of (montone/antimontone) t-normalized propositional formulas, i.e., products-of-sums-of-products...(see, for example, [12, 13] ), including the canonical problems weighted antimonotone/monotone cnfsat. Moreover, the wsat − [t] and the wsat + [t] problems are used as the canonical complete problems for the different levels of the parameterized complexity hierarchy, the W -hierarchy, and the W -hierarchy can be defined based on them [12, 13] . In particular, the wsat − [t] problem is W [t]-complete for odd t ≥ 3, and wsat + [t] problem is W [t]-complete for even t ≥ 2. Therefore, revealing the underlying structure that makes these problems (parameterized) tractable is important from the perspective of complexity theory. From a more practical perspective, wsat − [t] and wsat + [t] can be used to model several natural graph problems. Therefore, as mentioned in Section 5, the results derived in the current paper can be used to obtain fixed-parameter tractability results for natural graph problems on graphs whose genus meets certain upper bounds by reducing these problems to wsat − [t] and wsat + [t] .
The computational complexity of many natural problems on planar graphs, and more generally on graphs whose genus meets certain upper bounds, have been extensively researched (see [4, 8, 9, 14, 15] , among others). In particular, it was shown that the bounded-genus property plays a key-role in determining the computational complexity (parameterized complexity including kernelization, subexponential-time computability, approximation) of a large class of graph problems. For example, using bidimensionality theory, it was shown in [8] that a large class of graph problems admit subexponential-time parameterized algorithm on graphs whose genus is upper bounded by a constant. For graphs of larger genus (could be unbounded), it was shown in [7] that the genus characterizes the computational complexity (parameterized complexity, approximation, subexponentialtime computability) of some natural graph problems, including independent set and dominating set. For example, it was shown in [7] that independent set is FPT if the genus of the graph (on n vertices) is o(n 2 ), and is W [1]-complete if the genus is Ω(n 2 ).
Research results on planar circuits, and on satisfiability problems defined on certain structures that are planar or that satisfy certain structural properties, are abundant. Planar Boolean circuits have been extensively studied in the literature as they can be used to study VLSI chips, and they play an important role in deriving computational lower bounds for Boolean circuits [23, 25, 26] . After Lipton and Tarjan established their celebrated planar separator theorem, one of the first applications of the separator theorem they gave, was to derive lower bounds on the size of Boolean circuits that compute certain important functions [21] . The computational power of monotone planar circuits were also considered (e.g., see [3, 20] ). Khanna and Motwani [18] studied the approximation of instances of satisfiability problems (weighted and unweighted) whose underlying structure is planar. More specifically, they studied satisfiability problems defined based on disjunctive normal form (DNF) formulas. The incidence graph of an instance of such problems is a bipartite graph that has a vertex for each variable and a vertex for each formula, and an edge between them if the variable occurs in the formula. They derived polynomial-time approximations schemes for instances of these problems whose underlying incidence graph is planar [18] . Cai et al. [5] studied the parameterized complexity of the satisfiability problems introduced by Khanna and Motwani [18] , and showed that these problems are W [1]-hard even when the underlying in-cidence graph is planar. Researchers have also studied the parameterized complexity of cnf-sat with respect to the treewidth of a graph defined based on the circuit (for example, see [24] (1) to an equivalent instance in which the number of occurrences of the literals is linear in n, and which has no zero-variables; we bound the number of occurrences using counting arguments that are based on Euler-type results for (multi) hypergraphs whose genus meets certain upper bounds. We then show that any instance of wsat − [t] in which the number of occurrences is linear and with no zero-variables admits a satisfying assignment whose weight is lower bounded by a function of n; this result is of independent interest. Combining the preceding two results, we conclude that the problem is FPT. (1) . Both FPT results for t = 2 and t > 2 rely on a result showing that, for circuits of genus n o(1) , there is a Turing-fpt-reduction that reduces an instance of wsat + [t] to fpt-many instances of the problem in which the number of gates that are incoming to the output gate of the circuit is a function of the parameter. Using this result, we can derive that wsat + [2] is FPT. For t > 2, we show that the aforementioned result implies that the treewidth of the circuit is O(log n) if its genus is O( √ log n); this allows us to apply a dynamic programming approach to show that the problem on genus O( √ log n) circuits is FPT. Finally, we note that none of the algorithms presented in the current paper needs to know in advance, nor needs it decide, whether the minimum genus of the input circuit satisfies the required upper bounds or not.
Preliminaries

Graphs, hypergraphs, and genus
We assume familiarity with the basic terminology and definitions in graph theory and parameterized complexity, and refer the reader to [12, 13, 27] for more information.
Given an undirected graph G and a vertex-set S ⊆ V (G) such that the subgraph of G induced by S, denoted G[S], is connected, contracting S in G means removing all vertices in S from G, and adding a new vertex that is adjacent to all former neighbors of the vertices in S that are in V (G)\S. For two adjacent vertices u, v ∈ V (G), contracting the edge uv in E(G) means contracting the (connected) set of vertices {u, v}. Note that contracting an edge can result in a multigraph.
A hypergraph H = (V, E) consists of a vertex set V = V (H) and an edge set E = E(H) so that e ⊆ V for every e ∈ E. If E is allowed to be a multiset (elements can repeat) we call H a multihypergraph. We also call the edges in a hypergraph hyperedges.
A graph has genus g if it can be drawn on a surface of genus g (a sphere with g handles) without intersections. We say a (multi)hypergraph H is embeddable in a surface if the bipartite incidence graph obtained from H by replacing each of its hyperedges by a vertex adjacent to all the vertices in the hyperedge is embeddable in that surface. In particular, this definition allows us to speak of a planar (multi)hypergraph or a (multi)hypergraph of genus g. We refer the reader to [16] for more information on the genus of a graph.
We have the following lemmas:
. A multihypergraph of genus at most g on n vertices has at most 2n + 4g − 4 hyperedges containing at least three vertices, unless n = 1 and g = 0.
Lemma 2.2 (Euler).
A graph of genus g on n vertices contains at most 3n + 6g − 6 edges if n ≥ 3.
Lemma 2.3 ([17]).
A hypergraph of genus at most g on n vertices has at most 6n + 10g − 10 hyperedges if n ≥ 3.
Circuits, weighted satisfiability, and complexity functions
A circuit is a directed acyclic graph. The vertices of indegree 0 are called the (input) variables, and are labeled either by positive literals x i or by negative literals x i . The vertices of indegree larger than 0 are called the gates and are labeled with Boolean operators and or or. A special gate of outdegree 0 is designated as the output gate. We do not allow not gates in the above circuit model, since by De Morgan's laws, a general circuit can be effectively converted into the above circuit model. A circuit is said to be monotone (resp. antimonotone) if all its input literals are positive (resp. negative). The depth of a circuit is the maximum distance from an input variable to the output gate of the circuit. A circuit represents a Boolean function in a natural way. The size of a circuit C, denoted |C|, is the size of the underlying graph (i.e., number of vertices and edges). An occurrence of a literal in C is an edge from the literal to a gate in C. Therefore, the total number of occurrences of the literals in C is the number of incoming edges from the literals in C to its gates. The genus of a circuit is the genus of the underlying undirected graph after the output gate has been removed. We note that the definition that we use is more general than the natural definition, which defines the genus to be that of the whole circuit, i.e., including the output gate of the circuit (as explained in Section 1).
We consider circuits whose output gate is an and-gate and that are in the normalized form (see [12, 13] ). In the normalized form every (nonvariable) gate has outdegree at most 1, and starting from the output and-gate, the gates are structured into alternating levels of ors-of-andsof-ors... We denote a circuit that is in the normalized form and that is of depth at most t ≥ 2 by a Π t circuit. We write Π + t to denote a monotone Π t circuit, and Π − t to denote an antimonotone Π t circuit. We do not assume that the literals appear at the same (top) level of the circuit. Π t circuits naturally represent the satisfiability of t-normalized propositional formulas; that is, formulas that are products-of-sums-of-products...(see, for example, [12, 13] ), including the canonical problem cnf-sat, which is complete for the class N P.
Throughout this paper, we implicitly assume that the following simplifications are performed always (i.e., as soon as one of them applies). The first simplification takes place when there exist two gates of the same type (i.e., both are or-gates or both are and-gates) such that one is incoming to the other. In this case the two gates are merged into a new gate of the same type (i.e., the edge between them is contracted and possible multiple edges are removed); note that this reduction does not increase the genus of the circuit, even if one of the two gates is the output gate of the circuit. The second simplification takes place when there is a gate g of indegree 1 in C. In this case we connect the input of g to the gate that g is incoming to (i.e., contract the edge between g and the gate that g is incoming to), and remove g. Again, note that this simplification does not increase the genus of the circuit. We will assume at every point that: every gate with outdegree 0 except the output gate is removed, every gate has indegree at least 2, and that no two gates of the same type such that one is incoming to the other exist. Note that the resulting circuit from the aforemention simplifications is equivalent to the original circuit.
We say that a truth assignment τ to the variables of a circuit C satisfies a gate g in C if τ makes the gate g have value 1, and that τ satisfies the circuit C if τ satisfies the output gate of C. A circuit C is satisfiable if there is a truth assignment to the input variables of C that satisfies C. The weight of an assignment τ is the number of variables assigned value 1 by τ . An indegree-2 gate is called a 2-literal gate if both its incoming edges are from literals. A critical gate in a Π t circuit C is an or-gate that is connected to the output and-gate of the circuit; clearly, any satisfying assignment to C must satisfy all critical gates in C. If we remove the literals from C, we obtain a directed graph whose underlying undirected graph is a tree T C . If we root T C at the output gate of C, we can now use the terms child(ren), parent, grandparent of a gate in T C in a natural way. Note that every literal in C is connected to some gates in T C . For a gate g in T C , we denote by T g the subtree of T C rooted at g. We may regard an edge in T C between a child g ′ of a gate g and g, or between a literal and gate g, as an incoming edge to g.
A parameterized problem Q is a subset of Ω * × N, where Ω is a fixed alphabet and N is the set of all non-negative integers. Each instance of the parameterized problem Q is a pair (x, k), where the second component, i.e., the non-negative integer k, is called the parameter. We say that the parameterized problem Q is fixed-parameter tractable [12] , shortly F P T , if there is a (parameterized) algorithm that decides whether an input (x, k) is a member of Q in time f (k)|x| O(1) , where f (k) is a computable function independent of the input length |x|. Let F P T denote the class of all fixed-parameter tractable parameterized problems. (We abused the notation "F P T " above for simplicity.) A parameterized problem Q is fpt-reducible to a parameterized problem Q ′ if there is an algorithm that transforms each instance (x, k) of Q into an instance (x ′ , g(k)) (g is a function of k only) of Q ′ in time f (k)|x| O(1) , where f and g are computable functions of k, such that (x, k) ∈ Q if and only if (x ′ , g(k)) ∈ Q ′ . Based on the notion of fpt-reducibility, a hierarchy of fixed-parameter intractability, the W -hierarchy t≥0 W [t], where W [t] ⊆ W [t + 1] for all t ≥ 0, has been introduced, in which the 0-th level W [0] is the class F P T . The hardness and completeness have been defined for each level W [i] of the W -hierarchy for i ≥ 1 [12] . It is commonly believed that W [1] = F P T (see [12] ). The W [1]-hardness has served as the hypothesis for fixed-parameter intractability.
For t ≥ 2, the weighted Π t -circuit satisfiability problem, abbreviated wsat[t] is for a given Π t -circuit C and a given parameter k, to decide if C has a satisfying assignment of weight k. [12, 13] .
The (time) complexity functions used in this paper are assumed to be proper complexity functions that are unbounded and nondecreasing. For a complexity function f : N → N, we define its inverse, f −1 , by f −1 (h) = max{q | f (q) ≤ h}. Since the function f is nondecreasing and unbounded, the function f −1 is also nondecreasing and unbounded, and satisfies f (f −1 (h)) ≤ h. We shall also assume that the complexity functions and their inverses can be computed efficiently (i.e., in time linear in the input size and the value of the function). The o(·) notation used in this paper denotes the o eff (·) notation (see, for instance, [13] ). More formally, for any two computable functions f, g : N → N, by writing f (n) = o(g(n)) we mean that there exists a computable nondecreasing unbounded function µ(n) : N → N, and n 0 ∈ N, such that f (n) ≤ g(n)/µ(n) for all n ≥ n 0 .
By fpt-time, we denote time complexity of the form f (k)N O (1) , where N is the input length, and k is the parameter, and f is a complexity function of k.
The following lemma is folklore: Proof. (Sketch) Suppose that the parameterized problem is solvable in time N f (k)/µ(N ) , for some complexity function µ(N ). By considering the two cases f (k) ≤ µ(N ) and f (k) > µ(N ) (and hence, k > µ −1 (N )), it can be shown using a folklore argument that the problem is F P T . The proof for the other function is similar.
The antimonotone case
In this section we give a complete characterization of the parameterized complexity of the wsat − [t] problem (t ≥ 2) with respect to the genus of the circuit. We start with the following hardness result:
where n is the number of variables in the circuit, is W [t]-complete for odd t and
Proof. To prove the hardness result in the theorem, we show that wsat − [t] is fpt-reducible to
-hard for odd t, and W [t − 1]-hard for even t, the hardness result follows. Suppose that g(n) = c ′ n c , for some constant c ′ > 0. Let (C 0 , k) be an instance of wsat − [t], where C 0 is a Π − t circuit and k is the parameter. Suppose that C 0 has n 0 variables and m 0 gates (including the variables). Therefore, the genus of C 0 is at most m 2 0 . If m 2 0 ≤ c ′ n c 0 , then the fpt-reduction outputs the instance (C, k), where C = C 0 . If m 2 0 > c ′ n c 0 , let C be the circuit obtained from C 0 by adding ⌈(m 2 0 /c ′ ) (1/c) ⌉ − n 0 new negative literals that are incoming to the output and-gate of C 0 . The fpt-reduction outputs the instance (C, k). Obviously, the genus of C is at most that of C 0 , which is at most m 2 0 . It can be easily verified that the genus of C, in both cases, is at most c ′ n c , where n is the number of variables in C. Noting that the new literals (if added) must be assigned value 1, and hence their corresponding variables value 0, by any satisfying assignment of C, we conclude that C 0 has a weight-k satisfying assignment if and only if C has a weight-k satisfying assignment. It follows that the above reduction is an fpt-reduction from wsat − [t] to wsat − [t] on circuits of genus g(n) = Ω(n c ).
The completeness of the problem follows from the membership of wsat − [t] in W [t] for odd t, and in W [t − 1] for even t.
Definition 3.2. Let C be a Π − t circuit, and let x i be a variable in C. We say that x i is a zerovariable for C if assigning x i = 1 causes C to evaluate to 0. Therefore, any zero-variable for C must be assigned the Boolean value 0 in a satisfying truth assignment for C. A nonzero-variable for C is a variable that is not a zero-variable for C. A Π − t circuit C has no zero-variables if all the variables in C are nonzero-variables.
We note that determining whether a variable x i is a zero-variable for a Π − t circuit C can be done in polynomial time.
. In fpt-time, we can either solve (C, k), or reduce it to an equivalent instance (C ′ , k) where C ′ has genus at most g(n) and no zero-variables, and such that the number of variables n ′ in C ′ satisfies g(n) ≤ n ′ ≤ n.
Proof. Observe that if (C, k) has a satisfying assignment of weight k, then none of the variables assigned 1 by such an assignment can be a zero-variable of C.
Suppose first that the number of nonzero-variables in C is n o(1) , and let N be the set of nonzerovariables of C. We enumerate each subset S of N of size k as a candidate subset of variables that will be assigned 1 by a satisfying assignment of weight k for C. For each such candidate subset S, we assign the variables in S the value 1 and the remaining variables in C the value 0, and check if the assignment satisfies C; if it does, we accept (C, k). If no enumerated subset leads to acceptance, we reject (C, k). The number of the enumerated subsets is
By Lemma 2.4, the above algorithm runs in fpt-time.
We may now assume that the number of nonzero-variables in C, n ′ , is at least g(n) = n o(1) . Let C ′ be the circuit obtained from C by assigning the zero-variables of C the value 0. Observe that this assignment does not introduce zero-variables, and hence the resulting circuit C ′ has no zero-variables, and satisfies the statement of the lemma.
Let v and v ′ be vertices in C. We say that v and v ′ are equivalent if v and v ′ are literals and v = v ′ , or both v and v ′ are 2-literal gates that are of the same type (either both are and-gates or both are or-gates) and have the same two literals incoming to them.
We apply the following reduction rule repeatedly until it is not applicable:
Reduction Rule 3.1. Let C be Π − t circuit, and let g be a gate in C. Let v be a literal or a 2-literal gate that is incoming to g.
(a) If there exists a vertex v ′ = v that is equivalent to v, such that v ′ is incoming to g, then let C ′ be the circuit resulting from C after removing the edge from v ′ to g.
(b) If g is an or-gate and there exists a gate g ′ = g in the subtree T g of T C and a vertex v ′ equivalent to v such that v ′ is incoming to g ′ , then let C ′ be the circuit resulting from C after performing the following: if g ′ is an and-gate then remove g ′ , and if g ′ is an or-gate then remove the edge from v ′ to g ′ .
(c) If g is an and-gate and there exists a gate g ′ = g in T g and a vertex v ′ equivalent to v such that v ′ is incoming to g ′ , then let C ′ be the circuit resulting from C after performing the following: if g ′ is an or-gate then remove g ′ , and if g ′ is an and-gate then remove the edge from v ′ and g ′ .
The circuit C ′ is a Π − t circuit that is equivalent to C.
Proof. We prove the correctness for the case when v = x j is a literal. The proof is very similar for the case when v is a 2-literal gate. It suffices to show that any truth assignment τ satisfies C if and only if it satisfies C ′ . Since the only differences between C and C ′ occur in T g (including the literals connected to the gates in T g ), it suffices to show that the value of g induced by τ in C is the same as that in C ′ . This is clear for part (a), so we prove it for part (b), and the proof for (c) is similar. Note that, by the simplification rules, we can assume that every gate has indegree at least 2.
If x j is assigned 1 by τ , then clearly the value of g induced by τ in both C and C ′ is 1, and hence is the same. Suppose now that x j is assigned 0 by τ . An and-gate in T g that x j is incoming to evaluates to 0 by τ , and hence its removal from C does not affect the value of g induced by τ ; similarly, since x j = 0, the value of an or-gate in T g to which x j is incoming, is not affected by the removal of the connection from x j to this gate, and hence this removal does not affect the value of g induced by τ . It follows that the value of g induced by τ is the same in both C and C ′ .
Note that all the simplification rules and the reduction rule do not increase the genus of C, nor do they decrease the number of variables/lietrals in C. Moreover, these operations can be carried out in time polynomial in the size of the circuit. Proof. We apply Reduction Rule 3.1 to C until it is no longer applicable. (We also assume that the simplification rules are applied as discussed before.) Let C ′ be the resulting circuit. From the above reduction rule, we know that C ′ is equivalent to C, and hence C ′ has no zero-variables. Since none of these rules remove any variables/literals, C ′ has the same variables as C. Moreover, all operations performed by the reduction and simplification rules either remove edges, gates, or are edge contractions. Therefore, the genus of C ′ is at most g(n). It remains to show that the number of occurrences of the literals in C ′ is O(n).
To simplify the counting, we divide the occurrences of the literals in C ′ into three types: (1) occurrences of literals incoming to a gate g such that g has degree at least 3 and all incoming edges to g are from literals; (2) occurrences of literals incoming to 2-literal gates; and (3) all other occurrences, which are the occurrences of literals incoming to a gate that has at least one gate incoming to it. Next, we upper bound the number of occurrences of each type. Note that since C ′ has no zero-variables, no literal is incoming to the output gate of C ′ . Let C ′− be C ′ with the output gate removed.
To bound the number of type-(1) occurrences, we define the multihypergraph H whose vertexset is the set of literals/variables in C ′ . Call a gate g of degree at least 3 whose incoming edges are all from literals, a type-(1) gate. For each type-(1) gate g, we correspond a hyperedge in H that contains the literals that are incoming to g. Clearly, the number of occurrences of the literals that are incoming to the type-(1) gates is the same as the total number of occurrences of the vertices of H in its hyperedges. Since the genus of C ′− is at most g(n), by the definition of the genus of a hypergraph, the genus of H is at most g(n) since its incidence graph is a subgraph of the underlying graph of C ′− . Since each hyperedge in H has size at least 3, by Lemma 2.1, the number of hyperedges in the multihypergraph H is O(n + g(n)) = O(n). Therefore, the incidence graph I of H has O(n) vertices and genus g(n). By Lemma 2.2, the number of edges in I, which is the same as the total number of vertices in the hyperedges of H, is O(n). This shows that the number of type-(1) occurrences is O(n).
To upper bound the number of type-(2) occurrences, we upper bound the number of 2-literal gates. First, consider the set G 0 of 2-literal gates that are incoming to the output gate of C ′ , and ignore all other gates for now. We start by upper bounding the cardinality of G 0 . Since all gates in G 0 are incoming to the output gate of C ′ , by Reduction Rule 3.1, and since all gates in G 0 are or-gates, any pair of literals in C can be incoming to at most one gate in G 0 . Therefore, we can define a (simple) graph whose vertex-set is the set of literals in C ′ , and whose edges correspond to the gates in G 0 . Clearly, the genus of the constructed graph is g(n). By Lemma 2.2, the number of edges in this graph, which is the same as the number of gates in G 0 , is O(n). It follows that the cardinality of G 0 is O(n), and hence, the number of type-(2) occurrences that are incoming to gates in G 0 is O(n). Now we upper bound the number of 2-literal gates that are not in G 0 ; let G 1 be the set of these gates. First, we upper bound the number of critical gates in C ′ that are not in G 0 by O(n). To do so, observe that each such critical gate g has at least three literals incoming to the gates in T g (note that there are no gates of indegree 1). By contracting the edges in T g , for each critical gate g, and removing any resulting multiple edges, we obtain a vertex that is connected to at least three distinct literals in C ′ ; the fact that the resulting vertex is connected to at least three distinct literals follows from the simplification rules and from Reduction Rule 3.1, and can be easily verified by the reader. We correspond this resulting vertex with gate g. Now by defining a multihypergraph whose vertices are the literals in C ′ , and whose hyperedges correspond to the vertices resulting from the contractions, we can upper bound the number of such vertices, and hence the number of critical gates in C ′ by O(n), in a similar fashion to that of bounding the type-(1) gates above. (Note that the genus of the defined multihypergraph is at mots g(n) since its incidence graph is a subgraph of a contraction of C ′− .) To upper bound the number of gates in G 1 , apply the following operation until it is no longer applicable: For each gate g in G 1 , if g is not incoming to a critical gate, contract the edge between the parent of g in T C ′ and the grandparent of g in T C ′ . After the application of the aforementioned operation, each gate in G 1 is incoming to a critical gate, and has exactly two literals incoming to it. Now define a multihypergraph whose vertex-set consists of the set of literals in C ′ plus the critical gates, and whose hyperedges contain the vertices that the gates in G 1 are adjacent to after these contractions; note that each hyperedge in this multihypergraph has size at least 3. Clearly, the defined multihypergraph has genus g(n) since it is a contraction of a subgraph of C ′− . Since the number of critical gates in C ′ is O(n), it follows from Lemma 2.1 that the number of gates in G 1 is O(n). Summing up, the number of 2-literal gates in C ′ is O(n), and hence the number of type-(2) occurrences is O(n).
Finally, to upper bound the type-(3) occurrences, we again define a multihypergraph H of genus g(n) whose vertex-set is the set of literals in C ′ , and use a charging scheme to charge the type-(3) occurrences to the total number of occurrences of the vertices of H in its hyperedges. To ensure that the genus of H is g(n), we rely on the forest F in C ′− , resulting from T C ′ after removing the output gate of C ′ , when defining H. Call a gate a type-(3) gate if it has a type-(3) literal incoming to it. We define the level of a gate to be the distance from it to the output gate of C ′ . We start the charging argument at the type-(3) gates at the highest level of the circuit, and go from the top to the bottom (we assume that the output gate is at the bottom of the circuit). Since C ′ has no zero-variables, no type-(3) occurrence is incoming to the output gate of C ′ , and hence this charging scheme will stop at the critical gates of C ′ . Consider a type-(3) gate g at the highest level. Since g is not a type-(2) gate and its indegree is more than 1, the number of distinct literals incoming to the subtree T g in F is at least 3. Note that any literal that is incoming to g is not incoming to any other gate in T g by Reduction Rule 3.1. Therefore, by contracting T g to a single vertex and removing any resulting multiple edges, we get a vertex that is adjacent to all the literals that are incoming to T g , including the type-(3) literals incoming to g, and such that the degree of this vertex is at least 3. We associate a hyperedge in H with the vertex resulting from this contraction that contains the literals incoming to the resulting vertex. Note that each type-(3) occurrence that is incoming to g corresponds to a literal contained in the created hyperedge. In particular, since each type-(3) literal incoming to g is not incoming to any other gate in T g , no multiple edge that was removed corresponds to any such type-(3) literal, and all type-(3) literals incoming to g are accounted for by (i.e., charged to) the corresponding literals in the defined hyperedge. Consider now a type-(3) gate g, and assume inductively, that we finished processing all type-(3) gates above it. We can assume that g has at least one type-(3) gate above it; otherwise, the treatment is similar to that of the base case. If more than one type-(3) gate in T g have been charged in the above scheme, we keep one of them, and remove the edges between each other gate and its parent in T g , thus disconnecting the (contracted) vertex corresponding to the gate from F; after this process, exactly one type-(3) gate in the resulting T g was charged earlier in the charging scheme. Again, note that no type-(3) literal that is incoming to g can be incoming to any gate in T g . Now we contract the edges in T g and remove any resulting multiple edges to form a hyperedge of size at least 3 that contains all type-(3) occurrences incoming to g (this can be viewed as if we are adding the type-(3) literals incoming to g to the hyperedge corresponding to the single charged type-(3) gate in T g ). This charging scheme stops at the critical gates of C ′ . At that point, we have defined a multihypergraph H whose genus is g(n) since all the hyperedges in H were defined based on contractions of subtrees in F. The total number of type-(3) occurrences in C ′ is at most the the total number of occurrences of the vertices of H in its hyperedges. Using a similar argument to that used for upper bounding the number of type-(1) occurrences, we conclude that the number of type-(3) occurrences in C ′ is O(n).
It follows that the total number of occurrences of the literals in C ′ is O(n). This completes the proof.
with n variables such that C has no zero-variables and the number of occurrences of the literals in C is O(n). C has a satisfying assignment in which at least
f (n) = log (d t ) n variables are assigned 1,
where log (i) indicates the logarithm (base 2) applied i times, and d > 0 is an integer constant whose value is to be fixed in the proof.
Proof. We will prove the statement of the lemma by induction on t.
Since the number of occurrences of the literals in C is O(n), without loss of generality, assume that the degree of every variable (or equivalently literal) in C is at most a constant d > 0. If this is not the case, we can assign 0 to all the variables of degree more than d (satisfied gates are then removed), and there are Ω(n) remaining variables, each of degree at most d. (We can redefine n and d if necessary). Therefore, the number of occurrences of the literals in C is at most dn.
We say that a gate or a literal, g, contains a variable v if there is a path from the literal v to g. Denote by V (g) the set of variables contained in g (if g is a literal, then g = v, and V (g) = {v}). Let v be a variable contained in a gate g. We call v a zero-variable for g if assigning v the value 1 falsifies g; otherwise, v is called a nonzero-variable for g. In particular, a zero-variable (resp. nonzero-variable) for the output gate of C is a zero-variable (resp. nonzero-variable) for C, as previously defined.
When t = 2, every or-gate incoming to the output gate of C contains at least two literals. Keep only two literals for each such or-gate, and remove the edges from the other literals to the or-gate (without removing the literals from C). The problem becomes the independent set problem on multigraphs of degree bounded by d, which can be easily seen to have a solution of size Ω(n). By assigning 1 to the variables in the independent set and 0 to the remaining variables, the circuit is satisfied. The statement follows.
For simplicity of the presentation and to avoid repetition, the proof of the other base case when t = 3 (we induct on t − 2) will be combined with the proof of the inductive step, with the understanding that when t = 3 the inductive hypothesis does not apply, as explained later in the proof. Assume in what follows that t ≥ 3, and that the statement is true for any circuit of depth smaller than t that satisfies the statement of the lemma.
First, observe that in the case when d = 1, C has a satisfying assignment in which at least n/2 variables are assigned 1. This can be seen as follows. Let g 1 , g 2 , . . . , g r be the vertices incoming to the output gate of C. Since C has no zero-variables, each g i , for 1 ≤ i ≤ r, must be an or-gate having at least two vertices incoming to it; we use a vertex here to denote a gate or a literal. From each g i , pick a vertex v i incoming to it that contains at most half of the variables contained in g i ; this can be done since every literal in C occurs exactly once. By assigning all variables in v i , for i = 1, . . . , r, the value 0, and all the remaining variables in C the value 1, we obtain an assignment that satisfies C, and in which at least half of the variables are assigned 1.
Suppose now that d ≥ 2. Consider the following procedure: Fix a variable in C; without loss of generality, let it be x 1 and let g 1 , g 2 , . . . , g l , where l ≤ d, be the or-gates incoming to the output and-gate of C that contain x 1 . For an arbitrary g i , 1 ≤ i ≤ l, if assigning x 1 the value 1 falsifies g i then x 1 would be a zero-variable for the circuit, which is not possible. Therefore, there must exist an and-gate or a literal, denoted w 1 i , incoming to g i that is not falsified by assigning x 1 the value 1. Let U be the set of variables consisting of x 1 plus all the variables contained in w 1 are zero-variables of w 1 1 (note that this case does not apply when t = 3, because when t = 3 all variables contained in w 1 1 are zero-variables of w 1 1 ), then assign the zero-variables of w 1 1 the value 0. Afterwards, w 1 1 is a (t − 2)-level circuit of at least n/(2d + 2) nonzero-variables. Applying the inductive hypothesis to w 1 1 , we know that w 1 1 has a satisfying assignment with at least log (d t−2 ) ( n 2d+2 ) variables assigned 1. This means that in the antimonotone circuit, if we assign 0 to all but these variables, w 1 1 is satisfied and so is g 1 , which can then be removed. Now the resulting circuit C has at least log (d t−2 ) ( n 2d+2 ) variables left, whose degree is at most d − 1 because they are all incoming to gates in T g 1 , which is removed.
2.2.
If any of the and-gates or literals incoming to g 1 , say w 2 1 , shares fewer than n/(2d + 2) variables with w 1 1 , then |V (w 1 1 ) \ V (w 2 1 )| ≥ n/(2d + 2). Assigning 0 to all variables in V (w 2 1 ) will satisfy w 2 1 and hence will satisfy g 1 , which can then removed. So the circuit C will have at least n/(2d + 2) variables (in V (w 1 1 ) \ V (w 2 1 )), whose degree is at most d − 1 (because g 1 is satisfied and removed).
2.3. Now assume that each and-gate incoming to g 1 shares at least n/(2d + 2) variables with w 1 1 , and hence each contains at least n/(2d + 2) variables. Since the total number of occurrences of the literals in C is at most dn, there are at most dn n/(2d+2) = 2d(d + 1) and-gates incoming to g 1 . Let γ be the number of variables such that each is a nonzero-variable for at least one and-gate incoming to g 1 . We distinguish two subcases: 2.3.1. If γ ≥ n/(2d + 2), then there exists an and-gate incoming to g 1 , denoted by w ′ , that contains at least n/(2d+2)
(Note that this case does not apply when t = 3, when every variable is a zero-variable for every and-gate incoming to g 1 that the variable is contained in.) By a similar argument to that made in 2.1, we apply the inductive hypothesis to w ′ . Afterwards, the circuit C has at least log 
. Consider the following process:
. Assign 0 to all variables except those in U 1 \ U 2 , we have a circuit of at least n/(4d + 4) variables, whose degree is at most d − 1 because g 1 is satisfied and removed. If |U 2 | ≥ |U 1 |/2, then proceed similarly: if |U 3 | ≤ |U 2 |/2, then assign 0 to all variables except those in U 2 \ U 3 , we have a circuit of at least |U 2 |/2 variables, whose degree is at most d − 1 because g 1 is satisfied and removed. Proceed in this fashion, so we either have a circuit of at least
2 2d(d+1) variables whose degree is at most d − 1, or we end up with
2 2d(d+1) > 0, which is impossible because any variable in U s is a zero-variable of C.
This completes the description of the procedure. Note that no zero-variables are created in any of the above cases. This is true because in all cases except Case 1, we assign the variables in C only the value 0, which does not create zerovariables, while in Case 1, x 1 is assigned 1, but every gate containing x 1 is removed (except the output gate). Note also that the second base case of t = 3 can be treated by the above process because t = 3 is only possible in Case/Subcase 1, 2.2, and 2.3.2, all of which do not rely on the inductive hypothesis.
So in one iteration of the above process, we either: (1) reduce the number of variables from n to n/(d+1) and assign 1 to a variable (Case-1 operation), or (2) reduce the number of variables from n to a number of variables that is at least min{log
, and reduce the degree of the variables by 1 (Case-2 operation). Afterwards, we can repeat the process until f (n) variables are assigned 1, or until the degree of the variables in the circuit is at most 1. After a number of iterations, if f (n) variables are already assigned 1 and the circuit is not empty, then we can assign 0 to all other variables and we are done. If the degree of the variables in the circuit is at most 1, then as we mentioned at the beginning of the proof, at least half of the remaining variables can be assigned 1. So it remains to be shown that when the degree of the variables in the circuit is at most 1, there are at least 2f (n) variables left.
In any sequence of iterations, Case-1 operation is applied at most f (n) times and Case-2 operation is applied at most d times. Let g(n) = n/(d + 1) and h(n) = log
So the number of variables in the circuit after any sequence of iterations is at least:
Note that h(n) = log
On the other hand:
Finally, since d ≥ 2 and t ≥ 3, we have:
This means that in any sequence of iterations, we either assign 1 to f (n) variables or end up with at least 2f (n) variables of degree at most 1, in which case the circuit can be satisfied by assigning 1 to f (n) variables. So in either case, the statement is true for circuits of depth t ≥ 2.
This completes the proof.
Theorem 3.6. The wsat − [t] (t ≥ 2) problem on circuits of genus g(n) = n o(1) (n is the number of variables in the circuit) is F P T , and is W [t]-complete for odd t and W
, where µ(n) is a complexity function, and let (C, k) be an instance of the wsat − [t] (t ≥ 2) problem on circuits of genus g(n). By Proposition 3.3, we can assume that C has no zero-variables, and that the number of variables n in C is least g(n). By Lemma 3.4, we may assume that the number of occurrences of the literals in C is O(n); if this is not the case then the genus of the circuit is not upper bounded by g(n), and we reject the instance. By Theorem 3.5, C has a satisfying assignment in which at least f (n) variables are assigned the value 1, where f (n) is the function given in the lemma. Therefore, if k ≤ f (n) then we accept the instance (C, k); otherwise, k > f (n) and in fpt-time we can decide the instance by a brute-force algorithm that enumerates every weight-k assignment.
The hardness results for g(n) = n O(1) follow from Theorem 3.1.
The monotone case
In this section, we give a complete characterization of the parameterized complexity of the wsat + problem (i.e., wsat + [2] ) with respect to the genus of the circuit, and a partial characterization of the parameterized complexity of wsat + [t] (t ≥ 2). We start with the following hardness result: Proof. To prove the hardness result in the theorem, we show that wsat + [t] is fpt-reducible to wsat + [t] on circuits of genus g(n) = Ω(n c ). Since wsat + [t] is W [t]-hard for even t, and W [t − 1]-hard for odd t > 1 [12] , the hardness result follows. Suppose that g(n) = c ′ n c , for some constant c ′ > 0.
Let (C 0 , k) be an instance of wsat + [t] . Suppose that C 0 has n 0 variables and m 0 gates (including the variables). Therefore, the genus of C 0 is at most m 2 0 . If m 2 0 ≤ c ′ n c 0 , then the fpt-reduction outputs the instance (C, k), where C = C 0 . If m 2 0 > c ′ n c 0 , let C be the circuit obtained from C 0 by adding ⌈(m 2 0 /c ′ ) (1/c) ⌉ − n 0 variables incoming to an or-gate that is incoming to the output and-gate of C 0 . The fpt-reduction outputs the instance (C, k + 1). Obviously, the genus of C is at most that of C 0 , which is at most m 2 0 . It can be easily verified that the genus of C, in both cases, is at most c ′ n c , where n is the number of variables in C. It is easy to see that C 0 has a weight-k satisfying assignment if and only if C has a weight-(k + 1) satisfying assignment. It follows that the above reduction is an fpt-reduction from wsat + [t] to wsat + [t] on circuits of genus g(n) = Ω(n c ).
The completeness of the problem follows from the membership of wsat + [t] in W [t] for even t, and the membership of wsat
where n is the number of variables in C. There is an fpt-time algorithm that either decides the instance (C, k) 
, where h is a complexity function of k and k ′ ≤ k, such that (C, k) is a yes-instance if and only if at least one of the instances (C ′ , k ′ ) is, and such that each instance (C ′ , k ′ ) satisfies that: (1) the number of critical gates in C ′ is at most 2k ′ , (2) every variable in C ′ is incoming to gates in at most two subtrees T p , T q of T ′ C rooted at critical gates p, q in C ′ , and (3) the genus of C ′ is at most g(n).
, where C is a Π + t circuit with set of variables X = {x 1 , . . . , x n }, and k is the parameter. If more than k variables are incoming to the output gate of C, then clearly C has no satisfying assignment of weight k, and we reject the instance (C, k). Otherwise, we can assign the value 1 to the variables incoming to the output-gate of C, remove these variables, and update C and k accordingly. So we may assume, without loss of generality, that C has no variables incoming to its output gates, and that all gates incoming to the output gates are or-gates (by the simplification rules discussed in Section 2), and hence are critical gates.
For each critical gate p in C, consider the subtree T p of T C . In the case when t = 2, this subtree is trivial, and consists of gate p. We form an auxiliary graph B as follows. Starting at each critical gate p, we contract the edges in T p to form a single vertex p ′ whose incoming variables are the variables that are incoming to at least one gate in T p . Note that if a variable is incoming to several gates in T p , then there will be multiple edges between p ′ and this variable. Let G be the set of vertices resulting from contracting each tree T p corresponding to a critical gate p in C. Let B = (G, X) be the underlying undirected bipartite graph resulting from this contraction with the multiple edges removed. That is, there is an (undirected) edge in B between a variable x i ∈ X and a gate p ′ in G if and only if x i is incoming to some gate in T p . Clearly, the genus of B is at most g(n). Observe that since each critical gate p must be satisfied by every assignment that satisfies C, for any vertex p ′ in G, at least one variable incident to p ′ in B must be assigned 1 in any truth assignment satisfying C. Pose n g = |G|.
We partition the variables in X into two sets: X ≥3 that consists of each variable in X whose degree in B is at least 3, and X ≤2 consisting of each variable in X whose degree in B is at most 2. Pose n 3 = |X ≥3 | and n 2 = |X ≤2 |. By defining a multihypergraph whose vertex-set is G, and whose hyperedges correspond to the neighborhoods of the variables in X ≥3 , we obtain from Lemma 2.1 that n 3 ≤ 2n g + 4g(n); if the preceding upper bound on n 3 does not hold, then we reject the instance (this means that the genus of the circuit is not at most g(n)). We perform the following search-tree algorithm A that distinguishes two cases: Case 1. n g ≤ n 1/µ(n) . In this case we have n 3 ≤ 2n g + 4g(n) ≤ 6n 1/µ(n) . The number of subsets of X ≥3 of size at most k is at most Σ k i=0
We try each such subset of X ≥3 as a candidate subset of variables that will be assigned value 1 by a satisfying assignment of weight k. For each such candidate subset S, we update the gates in C in a natural way according to the partial assignment assigning the variables in S the value 1, and those in X ≥3 \ S the value 0. We remove all variables in X ≥3 from C, and update C and k appropriately. Since each remaining variable is in X ≤2 , each variable can satisfy at most 2 critical gates, and hence if the number of critical gates in C is more than 2k, then we can reject the resulting instance (C, k). Therefore, for each instance resulting from the enumeration of such a subset S of X ≥3 , either the number of remaining critical gates in C is more than 2k and we reject the instance since k variables in X ≤2 cannot satisfy all the critical gates of C, or the number of critical gates in C is at most 2k. Since the number of enumerated candidate subsets of X ≥3 is at most k · (6n 1/µ(n) ) k , the statement of the theorem follows from Lemma 2.4. Case 2. n g > n 1/µ(n) . Let G be the subgraph of B induced by the set of vertices in G plus those in X ≥3 . Since n 3 ≤ 2n g + 4g(n) ≤ 6n g , the number of vertices in G is at most 7n g . Since the genus of G is at most g(n), by Lemma 2.2, the number of edges in G is at most 21n g + 6g(n) ≤ 27n g . Let Y ≥3 be the set of variables in X ≥3 of degree at least 27n g / log n in G. Since the number of edges in G is at most 27n G , it follows that |Y ≥3 | ≤ log n. In time (log n) k , which is fpt-time by Lemma 2.4, we can enumerate each subset of Y ≥3 of size at most k as a candidate subset of variables that are assigned value 1 by a satisfying assignment of weight k. For each such nonempty candidate subset, C is updated appropriately (as in Case 1 above) and k is decreased by at least the size of the subset, which is nonzero, and we can repeat the execution of the whole algorithm A; this algorithm will be repeated at most k times. If the candidate subset is empty, then along this branch we reject the instance (C, k) since C cannot be satisfied by an assignment of weight k. The preceding statement can be justified as follows. In any satisfying assignment, the critical gates, whose number is n g > n 1/µ(n) , must be satisfied. Since the chosen subset of Y ≥3 is empty, we are working under the assumption that no variable in Y ≥3 is assigned 1 by any satisfying assignment. Therefore, the variables assigned 1 by any satisfying assignment must be chosen from X ≥3 − Y ≥3 or from X ≤2 . Each variable in X ≥3 − Y ≥3 can satisfy at most 27n g / log n critical gates in C, and each variable in X ≤2 can satisfy at most 2 critical gates. Therefore, k variables from (X ≥3 − Y ≥3 ) ∪ X ≤2 can satisfy at most 27kn g / log n < n g critical gates in C, and hence cannot satisfy C. We assumed here that k < log n/27; otherwise, we can decide the instance in fpt-time from the beginning.
It follows that the algorithm A outlined above runs in fpt-time, and either solves the instance (C, k), or reduces it to h(k)n O(1) many instances (C ′ , k ′ ) (k ′ < k), such that (C, k) is a yes-instance if and only if at least one of the instances (C ′ , k ′ ) is, and such that each of the instances (C ′ , k ′ ) satisfies conditions (1), (2) , and (3) in the statement of the theorem. Proof. By Theorem 4.2, in fpt-time we can reduce an instance (C, k) of wsat + on circuits of genus g(n) = n o(1) to h(k)n O(1) many instances (C ′ , k ′ ) (k ′ < k) of wsat + , where h is a complexity function of k and k ′ ≤ k, such that (C, k) is a yes-instance if and only if at least one of the instances (C ′ , k ′ ) is, and such that each instance (C ′ , k ′ ) satisfies that: (1) the number of critical gates in C ′ is at most 2k ′ , and (2) every variable in C ′ is incoming to gates in at most two subtrees T p , T q of T ′ C , rooted at critical gates p, q in C ′ . Therefore, it suffices to show that we can decide each such instance (C ′ , k ′ ) in fpt-time.
First, observe that since each subtree T p rooted at a critical gate p consists of a single critical gate of C ′ , each variable in C ′ has outdegree at most 2; that is, each variable in C ′ is incoming to at most two gates in C ′ .
For two variables x i and x j in C ′ , if the set of gates that x i is incoming to is a subset of that of x j , then we say that x j dominates x i . We perform the following reductions. If more than k ′ variables are incoming to the output gate of C ′ , then clearly C ′ has no satisfying assignment of weight at most k ′ , and we reject the instance (C ′ , k ′ ). Otherwise, we can assign the value 1 to the variables incoming to the output gate of C ′ , remove them, and update C ′ and k ′ accordingly. For any two 2-literal gates that have the same pair of variables incoming to them, we remove one of the two gates from C ′ . So assume, without loss of generality, that the given instance (C ′ , k ′ ) satisfies that C ′ contains no variables that are incoming to its output gate, and that there are no two 2-literal gates in C ′ that have the same pair of variables incoming to them. For every two variables x i and x j in C, if x i dominates x j then remove x j . After applying the previous reductions, it is easy to see that the number of degree-1 variables is at most 2k ′ , and the number of degree-2 variables is at most 2k ′ 2 . It follows that the resulting circuit has size O(k ′2 ), and in fpt-time we can decide if C ′ has a satisfying assignment of weight k ′ . This completes the proof.
Combining the above theorem with Theorem 4.1, we obtain a complete characterization of the parameterized complexity of wsat + in terms of the genus of the circuit:
, where n is the number of variables in the circuit.
We follow the exact terminology of [10] . Let G be a graph, and let V ′ ⊆ V (G) and E ′ ⊆ E(G) be such that every vertex in V ′ is an endpoint of some edge in E ′ . Let G − be the graph obtained from G by removing the vertices in V ′ and the edges in E ′ . G is said to be (V ′ , E ′ )-embeddable (in the plane) if G − is embeddable in the plane. The vertices in V ′ and the edges in E ′ are called flying. The flying edges are partitioned into: (1) bridges, those are the edges whose both endpoints are in G − ; (2) pillars, those are the edges with exactly one endpoint in G − ; and (3) clouds, those are the edges whose both endpoints are not in G − (i.e., are in V ′ ). A partially triangulated (r × r)-grid is a graph that contains the (r × r)-grid as a subgraph, and is itself a subgraph of a triangulation of the (r × r)-grid. A graph G is called an (r, ℓ)-gridoid if it is (V ′ , E ′ )-embeddable for some V ′ , E ′ such that G − is a partially triangulated (r ′ × r ′ )-grid for some r ′ ≥ r, and E ′ contains at most ℓ edges and no clouds (i.e., E ′ contains no edges whose both endpoints are in V ′ ). The following result was proved in [10] : We shall assume, without loss of generality, that in any instance (C, k) of the problem, k < g(n) and k is larger than any prespecified constant; those instance that violate either of the preceding conditions can be decided in fpt-time (for some fixed time complexity function that depends on g(n) and the size of C). We have the following result: Lemma 4.6. Let (C, k) be an instance of wsat + [t] (t ≥ 2) such that C has genus g(n) and at most 2k critical gates, where n is the number of variables in C. Let C − be the circuit resulting from C after removing the output gate. The branchwidth of the underlying graph of C − is O(g 2 (n)).
Proof. We will show that the underlying graph of C − excludes all (⌈ kg(n)⌉, g(n))-gridoids as contractions. By setting λ = 12g(n) + ⌈ kg(n)⌉, the result follows from Theorem 4.5. (We assumed that k < g(n).)
Suppose, to get a contradiction, that the underlying graph of C − contains an (r, g(n))-gridoid G as a contraction, for some integer r ≥ ⌈ kg(n)⌉. Since the depth of C is at most t, every literal and gate in C − is within distance (i.e., length of a shortest path) at most t from some critical gate of C. Let S be the set of vertices in G, each of which either corresponds to a critical gate of C or to a contraction of a critical gate of C, and note that |S| ≤ 2k. Clearly, every vertex in G must be within distance at most t from one of the vertices in S. Embed G in the plane, and let G − , E ′ and V ′ be as in the definition of the gridoid. Note that E ′ contains at most g(n) edges, and each edge of E ′ must be incident to at least one vertex in G − . Call an endpoint of an edge in E ′ that is in G − an anchor vertex. Since |E ′ | ≤ g(n), it follows that the number of anchor vertices is at most 2g(n). There is a path of length at most t from every vertex v in the partially-triangulated grid G − to some vertex in S; fix such a path for every vertex v in G − , and denote it by P v . Since the number of grid vertices at distant at most t from some grid vertex is O(t 2 ), the number of paths P v that pass through a fixed anchor vertex is O(t 2 ). Therefore, the number of grid vertices v whose paths P v go through anchor vertices is O(t 2 ) · 2g(n) = O(g(n)). For any other vertex v, its path P v lies completely within G − , and hence the number of such vertices v is O(t 2 ) · |S| = O(k). Since for every vertex v in G − , P v either goes through an anchor vertex or lies completely within the grid, the number of grid vertices is at most O(g(n)) + O(k) = O(g(n)) (we assumed that k < g(n)). Since the number of vertices in G − is at least r 2 = Ω(kg), this is a contradiction since k can be chosen to be larger than any prespecified constant, and in such case there would be grid vertices that are not within distance t from any vertex in S.
Definition 4.7. Let G = (V, E) be a graph. A tree decomposition of G is a pair (V, T ) where V is a collection of subsets of V such that X i ∈V = V , and T is a tree whose node set is V, such that:
1. for every edge {u, v} ∈ E, there is an X i ∈ V, such that {u, v} ⊆ X i ; 2. for all X i , X j , X k ∈ V, if the node X j lies on the path between the nodes X i and X k in the tree T , then
The width of the tree decomposition (V, T ) is defined to be max{|X i | | X i ∈ V} − 1. The treewidth of the graph G is the minimum tree width over all tree decompositions of G.
A tree decomposition (V, T ) is nice if it satisfies the following conditions:
1. Each node in the tree T has at most two children.
2. If a node X i has two children X j and X k in the tree T , then X i = X j = X k ; in this case node X i is called a join node.
3. If a node X i has only one child X j in the tree T , then either |X i | = |X j | + 1 and X j ⊂ X i , and in this case X i is called an insert node; or |X i | = |X j | − 1 and X i ⊂ X j , and in this case X i is called a forget node. Proof. Let X = {X i | i ∈ T }, T be a nice tree decomposition for the graph G. We assume that the tree decomposition is nice; otherwise, based on T we can compute a nice tree decomposition of the same width in polynomial time in the size of T [19] . To simplify the notation, we call a vertex in G a "variable" (resp. a "gate") if its corresponding vertex in C is a variable (resp. a gate).
2. Insert node: Let X i be the bag of an insert node and X j = X i \ {x} be the bag of its child, where x is the vertex to be "inserted". We will extend the colorings of X j by assigning x its possible color options. After inserting the new vertex and assigning it a color, a coloring may become invalid, and in which case the coloring is discarded. After inserting the new vertex and assigning it a color, it is possible that some gray gate may be upgraded to black, then it is updated as such. Note that upgrading the color of a vertex v from gray to black does not affect the colors of the vertex that v incoming to (by the coloring rules). The weight of a coloring c of X i is the minimum weight of the colorings of X j that produce c, plus one if the new vertex x is a variable and is assigned true.
3. Join node: Let X i be the bag of a join node and X j , X k be the bags of its children, where X i = X j = X k . Let x be a vertex in X i . If x is a variable, then the color of x must be the same in X i , X j , and X k according to the Ground Rule. If x is a gate, the color of x can be the same in X i , X j , and X k , or, according to the Ground Rule, one of the following cases applies: (1) x is black in X i and X j , and gray in X k (or symmetrically, black in X i and X k , and gray in X j ), or (2) x is black in X i , and gray in both X j and X k . In the following, we discuss these cases based on the type of the gate x.
If x is an and-gate, case (1) happens when all the vertices incoming to x are true (either justified or unjustified) and all of them are in the subtree rooted at X j (and hence X i ), but not all of them are in the subtree rooted at X k . Case (2) happens when all the vertices incoming to x are true (either justified or unjustified), and all of them are in the subtree rooted at X i , but not all of them are in the subtree rooted at X j or X k .
If x is an or-gate, case (1) happens when a vertex incoming to x is true in the resolved portion of the subtree rooted at X j (and hence X i ), but it is not in the subtree rooted at X k . Case (2) is impossible because if x has a vertex incoming to it that is colored black or gray, this vertex should appear in X j or in X k .
In each of these cases, if a coloring c i of X i is produced from a coloring c j of X j and a coloring c k of X k , then W (c i ) = min(W (c j )+ W (c k )− # 1 (c i )) over all colorings c j and c k that produce c i , where # 1 (c i ) is the number of variables assigned true in coloring c i .
In each of the these three cases, the running time is 2 O(ω) N O(1) . Finally, the minimum weight satisfying assignment is the minimum weight of the colorings of the root. The total running time of the dynamic programming algorithm outlined above is 2 O(ω) N O(1) .
Theorem 4.9. The wsat + [t] problem (t > 2) on circuits of genus g(n) = O( √ log n) is F P T , where n is the number of variables in the circuit.
Proof. Let (C, k) be an instance of wsat + [t] on circuits of genus g(n) ≤ c √ log n, for some fixed (known) constant c > 0. By Theorem 4.2, in fpt-time we can reduce the instance (C, k) to h(k)n O(1) many instances (C ′ , k ′ ) of wsat + [t], where h is a complexity function of k and k ′ ≤ k, such that (C, k) is a yes-instance if and only if at least one of the instances (C ′ , k ′ ) is, and such that C ′ has at most 2k ′ critical gates. Therefore, without loss of generality, we may assume that C has at most 2k critical gates. By Lemma 4.6, the branchwidth of C is at most c 1 log n, for some fixed constant c 1 > 0, and hence, by the results of Robertson and Seymour [22] , the treewidth of C is at most c 2 log n for some fixed constant c 2 > 0. Using the algorithm of Amir [2] , we can decide if the treewidth of C is at most c 3 log n for some fixed constant c 3 > 0 (if not, the genus does not satisfy the assumed upper bound and we reject the instance), and if so, the algorithm in [2] returns a tree decomposition of C of width c 4 log n, for some constant c 4 > 0, in time 2 O(log n) |C| O(1) = |C| O(1) . By applying Theorem 4.8, we conclude that we can decide the instance (C, k) in fpt-time.
Concluding remarks
In this paper we tried to characterize the parameterized complexity of the canonical monotone and antimonotone wsat[t] problems in terms of the genus of the circuit. For wsat − [t], the characterization we provided is precise. For wsat + [t], however, there is still a big gap between the two genus bounds of O( √ log n) and n o (1) . Closing this gap, or even reducing it, is a very interesting question that we leave open. We mention that several graph problems, including independent set on graphs/hypergraphs, hitting set, and red/blue dominating set, can be reduced to the wsat − [t] and wsat + [t] problems via fpt-reductions that preserve the genus of the underlying graph. Therefore, the fixed-parameter tractability results for wsat − [t] and wsat + [t] obtained in the current paper imply fixed-parameter tractability results for those problems on graphs whose genus satisfies the upper bound requirements. Similar characterizations of the subexponential-time computability of wsat − [t] and wsat + [t] in terms of the genus can be obtained. It is not difficult to prove by combining some results in this paper with a standard divide-and-conquer approach based on the separator theorem in [11] , that wsat − [t] and wsat + [t] are solvable in subexponential-time if the genus is o(n), and that they are not solvable in subexponential-time if the genus is Ω(n) unless the exponential-time hypothesis (ETH) fails. We refer the reader to [7] for examples of how this standard approach can be applied to obtain such subexponential-time computability results. It would be interesting to see if any characterization of the approximation of the optimization versions of wsat − [t] and wsat + [t] based on the genus of the circuit can be derived. We also leave this is an open question.
